PART |
Description |
Maker |
ACTS74HMSR ACTS74MS 5962F9671301VCC 5962F9671301VX |
ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14 Radiation Hardened Dual D Flip Flop with Set and Reset D-Flip Flop, Dual, with Set and Reset, TTL Inputs, Rad-Hard, Advanced Logic, CMOS
|
INTERSIL[Intersil Corporation]
|
MC10H131FNG MC10H131FN MC10H13106 MC10H135FNG MC10 |
Dual D Type Master?Slave Flip?Flop Dual D Type Master−Slave Flip−Flop Dual J?K Master?Slave Flip?Flop Universal Hexadecimal Counter Four?Bit Universal Shift Register Quad 2?Input Multiplexer (Non?Inverting) 12?Bit Parity Generator?Checker Binary to 1?8 Decoder (Low) Binary to 1?8 Decoder (High) 8?Line Multiplexer 8?Input Priority Encoder 5?Bit Magnitude Comparator Dual Binary to 1?4?Decoder (High)
|
ONSEMI[ON Semiconductor]
|
MC14027 MC14027B MC14027BCP MC14027BD MC14027BDR2 |
Dual J-K Flip-Flop 4000/14000/40000 SERIES, DUAL POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
|
TE Connectivity, Ltd. ONSEMI[ON Semiconductor]
|
74FR1074 74FR1074SCX |
FR/FASTR SERIES, DUAL NEGATIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 0.150 INCH, MS-012, SOIC-14 From old datasheet system Dual D-Type Flip-Flop
|
Fairchild Semiconductor, Corp.
|
MC100LVEL29DWR2 |
3.3V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset 100LVEL SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO20
|
ON Semiconductor
|
74LV107 74LV107D 74LV107DB 74LV107N 74LV107PW 74LV |
CLP SINE LV/LV-A/LVX/H SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 Dual JK flip-flop with reset; negative-edge trigger
|
NXP Semiconductors N.V. PHILIPS[Philips Semiconductors]
|
MC74HC76 MC74HC76D MC74HC76N ON1498 |
From old datasheet system DUAL JK FLIP-FLOP WITH SER AND RESET Dual JK Flip-Flop With Set and Reset
|
MOTOROLA[Motorola, Inc] ON Semi
|
MC74HC109 ON1335 |
Dual J-K Flip-Flop with Set and Rest From old datasheet system DUAL J-K FLIP-FLOP WITH SET AND RESET
|
Motorola, Inc ON Semi
|
ACTS74HMSR-02 |
Dual D Type Flip Flop with Set and Reset, Advanced Logic, CMOS; Temperature Range: -55°C to 125°C; Package: Die (Military Visual) ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC14
|
Intersil, Corp.
|
DM74AS74 DM74AS74SJX DM74AS74M DM74AS74N DM74AS74S |
Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear AS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14 Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear
|
Fairchild Semiconductor, Corp. FAIRCHILD[Fairchild Semiconductor]
|
74ALS109AN 74ALS109A 74ALS109AD |
Dual J-K positive edge-triggered flip-flop with set and reset ALS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
|
Rochester Electronics, LLC PHILIPS[Philips Semiconductors] NXP Semiconductors
|
74LVX112SJ 74LVX112 74LVX112M 74LVX112MTC 74LVX112 |
LV/LV-A/LVX/H SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 Low Voltage Dual J-K Flip-Flops with Preset and Clear
|
FAIRCHILD SEMICONDUCTOR CORP FAIRCHILD[Fairchild Semiconductor]
|